

PATENT ABSTRACTS OF JAPAN

(11)Publication number : 09-121152

(43)Date of publication of application : 06.05.1997

(51)Int.Cl.

H03K 19/0948

H01L 21/8238

H01L 27/092

H03K 17/687

H03K 19/017

(21)Application number : 08-098859

(71)Applicant : NIPPON TELEGR & TELEPH CORP
<NTT>

(22)Date of filing : 19.04.1996

(72)Inventor : DOUSEKI TAKAKUNI

(30)Priority

Priority number : 07120902
07232112

Priority date : 21.04.1995
18.08.1995


Priority country : JP
JP

(54) MOSFET CIRCUIT

(57)Abstract:

PROBLEM TO BE SOLVED: To realize a high speed operation and low power consumption while employing a wide range of a power supply voltage.

SOLUTION: A MOSFET circuit 111 (112) being power supply control circuits to control standby/operation is connected between a low threshold voltage CMOS circuit group 3 and a power supply voltage point VDD (ground point). AMOS FET M1 (M3) with a high threshold voltage of the MOSFET circuit 111 (112) receives a back gate bias with a MOS FET M2 (M4) with a low threshold voltage to block a current between a back gate terminal and a gate terminal.



LEGAL STATUS

[Date of request for examination] 09.02.2001

[Date of sending the examiner's decision of rejection]

[Kind of final disposal of application other than

the examiner's decision of rejection or
application converted registration]

[Date of final disposal for application]

[Patent number] 3463269

[Date of registration] 22.08.2003

[Number of appeal against examiner's decision of
rejection]

[Date of requesting appeal against examiner's
decision of rejection]

[Date of extinction of right]